CLAIMS

1

2

3

4

5

6

10

11

12

What is claimed is:

1.	1. A method for accessing a computer memory array, the method comprising			
	receiving a set of initial address bits from a memory manager, said initial			
address bits corresponding to a memory location defined in a first format; and				
	translating said set of initial address bits to a set of translated address bits,			
said translated address bits corresponding to a memory location defined in a second				
format.				

The method of claim 1, further comprising:
 receiving a set of row address bits from said memory manager at a first
time;

receiving a set of initial column address bits from said memory manager at a later time;

translating said set of initial column address bits to a set of translated column address bits; and

simultaneously using said set of row address bits and said set of translated column address bits to access a desired memory location in the memory array;

wherein said desired memory location in the memory array has a row address corresponding to the value of said set of row address bits and a column address corresponding to the value of said set of translated column address bits.

2
3
4
5
1
2
2
4
5 🖺
50 62 70 80 80
7
8 4
1
2
1 <u>1</u> 21113113131313131313131313131313131313
4
5

1

3. The method of claim 2, wherein:

a first subset of said initial address bits is used to generate said translated column address bits; and

a second subset of initial address bits is used to identify a specific location within a memory array column corresponding to said translated column address bits.

4. The method of claim 3, wherein:

said memory manager processes memory address information in accordance with a first memory page structure; and

the memory array is configured in accordance with a second memory page structure;

wherein a memory page structure is defined by the number of columns included in a given row, and the number of storage locations located at each column in said given row.

5. The method of claim 4, wherein:

said first memory page structure and said second memory page structure contain an unequal number of columns; and

said first and second memory page structures contain an equal number of storage locations.

1				
2				
3				
4				
5				
6				
7				
8				
9				
10				
11 <u>0</u> 12 <u>0</u>				
12.				
13 14 15				
144				
Hull Hull Hull Hull Hull Hull Hull Hull				
1 <u>-</u> 2.3.3.4.4.4.4.4.4.4.4.4.4.4.4.4.4.4.4.4.				
215				
4				
5				

6. A method for decoding a memory array address for an embedded DRAM (eDRAM) device, the eDRAM device configured for operation with an SDRAM memory manager, the method comprising:

receiving a set of row address bits from the memory manager at a first time;

receiving a set of initial column address bits from the memory manager at a later time;

translating said set of initial column address bits to a set of translated column address bits; and

simultaneously using said set of row address bits and said set of translated column address bits to access a desired memory location in the eDRAM device;

wherein said desired memory location in the eDRAM device has a row address corresponding to the value of said set of row address bits and a column address corresponding to the value of said set of translated column address bits.

7. The method of claim 6, wherein:

a first subset of said initial address bits is used to generate said translated column address bits; and

a second subset of initial address bits is used to identify a specific location within an eDRAM column corresponding to said translated column address bits.

1	8. The method of claim 7, wherein:		
2	the SDRAM memory manager processes memory address information in		
3	accordance with a first memory page structure; and		
4	the eDRAM device is configured in accordance with a second memory		
5	page structure;		
6	wherein a memory page structure is defined by the number of columns		
7	included in a given row, and the number of storage locations located at each column in		
8	said given row.		
1	9. The method of claim 8, wherein:		
2	said first memory page structure and said second memory page structure		
3 <u>.</u>	contain an unequal number of columns; and		
4	said first and second memory page structures contain an equal number of		
	storage locations.		
o contraction of the contraction			
	10. An apparatus for decoding a memory array address for an embedded		
	DRAM (eDRAM) device, the eDRAM device configured for operation with an SDRAM		
31	memory manager, the apparatus comprising:		
4	a register for receiving a set of row address bits from the memory manager		
5	at a first time;		
6	a counter for receiving a set of initial column address bits from the		
7	memory manager at a later time; and		
8	a broadside address register for simultaneously receiving a first subset of		
9	said set of initial column address bits and said row address bits;		
10	wherein said first subset of said set of initial column address bits defines a		
11	translated column address for the eDRAM device.		

11.	The apparatus of claim 10, further comprising:	
	a multiplexing device for receiving a second subset of said set of initial	
addre	ss bits;	

wherein said second subset of said set of initial column address bits corresponds to a specific storage location segment within said translated column address.

- The apparatus of claim 11, wherein the eDRAM device includes a first eDRAM module coupled with a second eDRAM module.
- The apparatus of claim 12, further comprising: steering logic for determining in which of said first and second eDRAM modules said specific storage location segment is contained.
- The apparatus of claim 13, wherein an input to said steering logic comprises a third subset of said set of initial column address bits.
- A computer memory system, comprising: an embedded DRAM (eDRAM) device integrated with said SDRAM an address decoding apparatus for translating a memory address generated by said SDRAM memory controller to a translated memory address in said eDRAM

2

3

1

2

1	16.	The computer memory system of claim 15, wherein said address decoding		
2	apparatus fur	apparatus further comprises:		
3		a register for receiving a set of row address bits from the memory		
4	controller at	controller at a first time;		
5		a counter for receiving a set of initial column address bits from the		
6	memory cont	roller at a later time; and		
7		a broadside address register for simultaneously receiving a first subset of		
8	said set of in	tial column address bits and said row address bits;		
9		wherein said first subset of said set of initial column address bits defines a		
0	translated co	lumn address for the eDRAM device.		

17. The computer memory system of claim 16, further comprising:
a multiplexing device for receiving a second subset of said set of initial column address bits;

wherein said second subset of said set of initial column address bits corresponds to a specific storage location segment within said translated column address.

- 18. The computer memory system of claim 17, wherein the eDRAM device includes a first eDRAM module coupled with a second eDRAM module.
- 19. The computer memory system of claim 18, further comprising:
 steering logic for determining in which of said first and second eDRAM
 modules said specific storage location segment is contained.
- 20. The computer memory system of claim 19, wherein an input to said steering logic comprises a third subset of said set of initial column address bits.

2	
3	
4	
5	
6	
7	
8	
9	
0	
l 1	
	=======================================
	Ę
	M
	H
	Ñ
	-

1

21. A method of translating initial column storage locations defined in a first memory array structure to corresponding storage locations in a second memory array structure, the first memory array structure having X columns associated therewith and capable of storing an M-bit data word at each memory address therein, the second memory array structure having Y columns associated therewith and capable of storing an N-bit data word at each memory address therein, wherein XM = YN, X > Y, and M < N, the method comprising:

dividing the N-bit data word in each column associated with the second memory array structure into N/M word slices, each of said word slices serving as an M-bit storage location; and

assigning each initial column storage location to one of said word slices.